Page MenuHomeFreeBSD

arm64: Support non-4 bit ID reg fields
ClosedPublic

Authored by andrew on Oct 15 2024, 2:01 PM.
Tags
None
Referenced Files
Unknown Object (File)
Tue, Apr 22, 7:51 PM
Unknown Object (File)
Sat, Apr 5, 10:32 PM
Unknown Object (File)
Mar 12 2025, 7:33 AM
Unknown Object (File)
Mar 10 2025, 3:15 PM
Unknown Object (File)
Mar 2 2025, 10:32 PM
Unknown Object (File)
Mar 2 2025, 5:56 PM
Unknown Object (File)
Feb 9 2025, 12:49 AM
Unknown Object (File)
Feb 7 2025, 1:33 AM
Subscribers

Details

Summary

In preparation for using the ID register decode with the cache type
register support a non-4 bit field width.

Sponsored by: Arm Ltd

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Not Applicable
Unit
Tests Not Applicable