Page MenuHomeFreeBSD
Differential D29764

riscv: Assert that SUM is not set in SSTATUS for exceptions.
ClosedPublic
Actions

Authored by jhb on Apr 14 2021, 4:46 PM.
Tags
None
Referenced Files
F95944993: D29764.diff
Mon, Sep 23, 2:32 AM
Unknown Object (File)
Sat, Sep 21, 9:56 AM
Unknown Object (File)
Tue, Sep 10, 7:33 AM
Unknown Object (File)
Sun, Sep 8, 12:29 PM
Unknown Object (File)
Thu, Sep 5, 6:19 PM
Unknown Object (File)
Aug 18 2024, 10:56 AM
Unknown Object (File)
Aug 18 2024, 5:15 AM
Unknown Object (File)
Aug 10 2024, 2:59 PM
View All 46 Files
Subscribers
imp
riscv

Details

Reviewers
mhorne
jrtc27
Commits
rG05504819e39d: riscv: Assert that SUM is not set in SSTATUS for exceptions.
rG6a3a6fe34bf3: riscv: Assert that SUM is not set in SSTATUS for exceptions.
Summary

Sponsored by: DARPA

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 38577
Build 35466: arc lint + arc unit

Revision Contents
Changeset List

PathSize
sys/
riscv/
riscv/
6 lines

Diff 87447

View Options

sys/riscv/riscv/trap.c

Loading...