Page MenuHomeFreeBSD
Differential D29764

riscv: Assert that SUM is not set in SSTATUS for exceptions.
ClosedPublic
Actions

Authored by jhb on Apr 14 2021, 4:46 PM.
Tags
None
Referenced Files
F109438025: D29764.diff
Wed, Feb 5, 1:46 AM
Unknown Object (File)
Dec 30 2024, 5:53 PM
Unknown Object (File)
Dec 7 2024, 3:19 PM
Unknown Object (File)
Nov 11 2024, 9:48 PM
Unknown Object (File)
Oct 31 2024, 5:47 PM
Unknown Object (File)
Oct 25 2024, 11:03 PM
Unknown Object (File)
Oct 22 2024, 4:03 PM
Unknown Object (File)
Oct 6 2024, 9:54 PM
View All 93 Files
Subscribers
imp
riscv

Details

Reviewers
mhorne
jrtc27
Commits
rG05504819e39d: riscv: Assert that SUM is not set in SSTATUS for exceptions.
rG6a3a6fe34bf3: riscv: Assert that SUM is not set in SSTATUS for exceptions.
Summary

Sponsored by: DARPA

Diff Detail

Repository
rS FreeBSD src repository - subversion
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 38577
Build 35466: arc lint + arc unit

Revision Contents
Changeset List

PathSize
sys/
riscv/
riscv/
6 lines

Diff 87447

View Options

sys/riscv/riscv/trap.c

Loading...