Page MenuHomeFreeBSD

riscv: rework CPU identification [5/6]
ClosedPublic

Authored by mhorne on Apr 25 2023, 5:24 PM.
Tags
None
Referenced Files
F98261795: D39813.diff
Wed, Oct 2, 8:43 PM
Unknown Object (File)
Fri, Sep 27, 8:07 PM
Unknown Object (File)
Fri, Sep 27, 6:25 PM
Unknown Object (File)
Fri, Sep 27, 1:03 PM
Unknown Object (File)
Wed, Sep 25, 1:44 AM
Unknown Object (File)
Mon, Sep 23, 11:29 PM
Unknown Object (File)
Mon, Sep 23, 5:50 PM
Unknown Object (File)
Mon, Sep 23, 6:42 AM
Subscribers

Details

Summary

Print the standard (single-letter) ISA extensions. Limit the hwcap stuff
to its own function, and track the extension bits in struct cpu_desc. An
int is used for compatibility with the %b printf modifier, and because
we know the single-letter ISA bits will never go above 26.

Diff Detail

Repository
rG FreeBSD src repository
Lint
Lint Passed
Unit
No Test Coverage
Build Status
Buildable 51510
Build 48401: arc lint + arc unit

Event Timeline

This revision is now accepted and ready to land.Apr 26 2023, 2:42 PM
This revision now requires review to proceed.Apr 27 2023, 3:41 PM
markj added inline comments.
sys/riscv/riscv/identcpu.c
263

Extra blank line.

This revision is now accepted and ready to land.May 11 2023, 3:30 PM
mhorne marked an inline comment as done.

Rebase. This patch becomes much simpler.

This revision now requires review to proceed.May 16 2023, 6:09 PM
This revision is now accepted and ready to land.May 22 2023, 4:12 PM
This revision was automatically updated to reflect the committed changes.