arm64: allwinner: H6: Fix pll 4x clocks
The clock configured by the registers are the 4x version not the 1x.
Description
Description
Details
Details
- Provenance
manu Authored on Nov 25 2020, 11:19 AM - Parents
- rGa60100fdfc10: if: Remove ifnet_rwlock
- Branches
- Unknown
- Tags